Results

Looking for more? ProQuest® Dissertations & Theses has additional dissertations and theses.
328 open access dissertations and theses found for:
if(VLSI)  »   Refine Search
31.
Dynamic Load-Based Power and Clock Gating Techniques for High-Speed Digital Circuits
by Farah, Salim, Ph.D.  University of Louisiana at Lafayette. 2014: 128 pages; 3622218.
32.
Yield, Cost, Reliability, and Availability of Multi-Core System-on-Chips
by Shamshiri, Saeed, Ph.D.  University of California, Santa Barbara. 2011: 178 pages; 3473795.
33.
Performance enhancement of a multiprecision multiplier by a dynamic voltage scaling and multiprecision operands scheduling
by Bugata Venkata Phani Srirama, Kalyan Chakravarthy, M.S.  California State University, Long Beach. 2016: 38 pages; 10111181.
34.
35.
Design, analysis, and synthesis of 16 bit arithmetic logic unit using reversible logic gate
by Midde, Bharath Reddy, M.S.  California State University, Long Beach. 2016: 59 pages; 10099864.
36.
Single-chip integration of a three-dimensional imaging system
by Philipp, Ralf M., Ph.D.  The Johns Hopkins University. 2008: 227 pages; 3339884.
37.
Complexity and power consumption in stochastic iterative decoders
by Payak, Keyur M., M.S.  Utah State University. 2010: 52 pages; 1483787.
38.
On-Chip Diagnosis of Generalized Delay Failures using Compact Fault Dictionaries
by Beckler, Matthew Layne, Ph.D.  Carnegie Mellon University. 2017: 132 pages; 10283822.
39.
Design and Verification of a DFI-AXI DDR4 Memory PHY Bridge Suitable for FPGA Based RTL Emulation and Prototyping
by Mayekar, Pallavi Avinash, M.S.  Rochester Institute of Technology. 2019: 122 pages; 22615759.
40.
Decoupled Vector-Fetch Architecture with a Scalarizing Compiler
by Lee, Yunsup, Ph.D.  University of California, Berkeley. 2016: 157 pages; 10151006.
41.
Design and Evaluation of Circuits and Architectures Based on Beyond-CMOS Device Technologies
by Palit, Indranil, Ph.D.  University of Notre Dame. 2017: 131 pages; 13836459.
42.
43.
Research and design on phase-locked loop and equalizer for wireline communications
by You, Yang, Ph.D.  Southern Methodist University. 2015: 170 pages; 3702841.
44.
An optimized modified booth recoder for efficient design of the add-multiply operator
by Mehta, Kunal, M.S.  California State University, Long Beach. 2015: 35 pages; 1603343.
45.
Enhancing silicon debug techniques via DFD hardware insertion
by Yang, Joon Sung, Ph.D.  The University of Texas at Austin. 2009: 118 pages; 3372679.
46.
Demonstrating the role of multiple memory mechanisms in learning patterns using neuromorphic circuits
by Barzegarjalali, Saeid, Ph.D.  University of Southern California. 2016: 141 pages; 10242347.
47.
Computation of evolutionary change
by Stanek, Edward Jason, Ph.D.  Iowa State University. 2009: 95 pages; 3352259.
48.
Power and thermal modeling for the proto-VIPRAM chip
by Xia, Wenbo, M.S.  Southern Methodist University. 2014: 113 pages; 1569659.
49.
Silicon Compilation and Test for Dataflow Implementations in GasP and Click
by Mettala Gilla, Swetha, Ph.D.  Portland State University. 2018: 421 pages; 10686500.
50.
51.
Self assembled structures for 3D integration
by Rao, Madhav, Ph.D.  The University of Alabama. 2012: 140 pages; 3511075.
52.
The semiconductor industry and emerging technologies: A study using a modified Delphi method
by Jordan, Edgar A., D.B.A.  University of Phoenix. 2010: 183 pages; 3442759.
53.
Auxiliary Roles in STT-MRAM Memory
by Das, Jayita, Ph.D.  University of South Florida. 2014: 122 pages; 3666526.
54.
Design and analysis of a Multi-Bit Flip-Flop
by Reddy, Hemashekar C., M.S.  California State University, Long Beach. 2016: 35 pages; 10140479.
55.
64-bit high efficiency binary comparator in quantum-dot cellular automata
by Patalay, Dinkar, M.S.  California State University, Long Beach. 2016: 49 pages; 10111200.
56.
On-chip demonstration of carbon nanotube interconnects
by Close, Gael F., Ph.D.  Stanford University. 2008: 134 pages; 3313812.
57.
Ultra-Low Power RFIC for Space/Medical/Mobile Applications
by Yasami, Saeid, Ph.D.  University of Louisiana at Lafayette. 2015: 114 pages; 10003754.
58.
Reliability-Aware Placement and Routing for FPGAs
by Abdul-Aziz, Mohammed A., M.S.  Northeastern University. 2010: 94 pages; 1489294.
31 - 60 of 328 displayed.
« First < Previous |   1    2    3    4    5    6    7    8    9    10   Next >
Copyright © 2020 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy
ProQuest