Results

Looking for more? ProQuest® Dissertations & Theses has additional dissertations and theses.
4352 open access dissertations and theses found for:
if(Arithmetic processors)  »   Refine Search
1.
Design, analysis, and synthesis of 16 bit arithmetic logic unit using reversible logic gate
by Midde, Bharath Reddy, M.S.  California State University, Long Beach. 2016: 59 pages; 10099864.
2.
Comparative Analysis of Space-Grade Processors
by Lovelly, Tyler Michael, Ph.D.  University of Florida. 2017: 85 pages; 13847472.
3.
Algorithms and hardware designs for decimal multiplication
by Erle, Mark A., Ph.D.  Lehigh University. 2009: 229 pages; 3344791.
4.
5.
A special unit to speed up a DSP processor
by Chenna Subbanagari, Uday Kumar Reddy, M.S.  California State University, Long Beach. 2016: 50 pages; 10108176.
6.
A Vector Parallel Branch and Bound Algorithm
by Guilbeau, Jared T., Ph.D.  University of Louisiana at Lafayette. 2016: 100 pages; 10242153.
7.
Arithmetic Dynamics on Algebraic Curves
by Hao, Ng Yong, M.S.  National University of Singapore (Singapore). 2015: 119 pages; 10006065.
8.
The Arithmetic Volume of Ā2
by Jung, Barbara, Ph.D.  Humboldt Universitaet zu Berlin (Germany). 2019: 13913889.
9.
Architecting emerging memory technologies for energy-efficient computing in modern processors
by Jianxing, Wang, Ph.D.  National University of Singapore (Singapore). 2015: 161 pages; 10006096.
10.
Arithmetic analogues in harmonic analysis: Results related to Waring's problem
by Hughes, Kevin J., Jr., Ph.D.  Princeton University. 2012: 112 pages; 3545733.
12.
Pipelined IEEE-754 Double Precision Floating Point Arithmetic Operators on Virtex FPGA's
by Pathanjali, Nandini, M.S.  University of Cincinnati. 2002: 110 pages; 10857176.
13.
Scheduling on Manycore and Heterogeneous Graphics Processors
by Tzeng, Stanley, Ph.D.  University of California, Davis. 2013: 119 pages; 3602240.
14.
Determining Optimal Arithmetic Circuits for Solving Linear Optimization Problems with SAT Solvers
by Nain, Prerna, M.S.  California State University, Long Beach. 2018: 54 pages; 10752239.
15.
Verification of Business Process Specifications With Arithmetic and Data Dependencies
by Damaggio, Elio, Ph.D.  University of California, San Diego. 2011: 155 pages; 3475417.
16.
Design for Competitive Automated Layout (DCAL) of Superscalar Processors
by Ku, Sungkwan, Ph.D.  North Carolina State University. 2017: 106 pages; 10970028.
18.
19.
Simulation and characterization of inter-process interference on multithreaded and multicore architectures
by Kihm, Joshua Lee, Ph.D.  University of Colorado at Boulder. 2008: 309 pages; 3315818.
20.
Flexible Architectures for Enhanced Security
by Chang, Jed Kao-Tung, Ph.D.  University of California, Irvine. 2012: 149 pages; 3518799.
21.
Queue Streaming Model: Theory, Algorithms, and Implementation
by Zope, Anup D., Ph.D.  Mississippi State University. 2019: 215 pages; 13860290.
22.
Syntax-Directed Recognition of Hand-Printed Two-dimensional Mathematics
by Anderson, Robert Helms, Ph.D.  Harvard University. 2010: 190 pages; 3455641.
23.
Tideflow: A dataflow-inspired execution model for high performance computing programs
by Orozco, Daniel A., Ph.D.  University of Delaware. 2012: 163 pages; 3527015.
24.
Building Scalable Architectures Using Emerging Memory Technologies
by Korgaonkar, Kunal Kishore, Ph.D.  University of California, San Diego. 2019: 121 pages; 13882185.
25.
Architectures for cryptography accelerators
by Cohen, Aaron Ethan, Ph.D.  University of Minnesota. 2007: 199 pages; 3277590.
26.
An efficient architecture for adaptive finite impulse response filters on field programmable gate arrays
by Nallani Chakravartula, Krishna Chaitanya, M.S.  California State University, Long Beach. 2016: 56 pages; 10137445.
27.
Parallel Junction Tree Algorithm on GPU
by Zheng, Lu, Ph.D.  Carnegie Mellon University. 2013: 94 pages; 3575068.
28.
Decoupled Vector-Fetch Architecture with a Scalarizing Compiler
by Lee, Yunsup, Ph.D.  University of California, Berkeley. 2016: 157 pages; 10151006.
29.
Intelligent cache management techniques for reducing memory systemwaste
by Khan, Samira M., Ph.D.  The University of Texas at San Antonio. 2012: 109 pages; 3527415.
30.
Parallelizing a data intensive Lagrangian stochastic particle model using graphics processing units
by Hurst, Jonathan George, M.S.  University of Colorado at Boulder. 2010: 101 pages; 1481219.
1 - 30 of 4352 displayed.
  1    2    3    4    5    6    7    8    9    10    11   Next >
Copyright © 2019 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy
ProQuest