A novel successive approximation fast locking digital phase lock loop (SAR DPLL) is presented and behaviorally modeled using VHDL-AMS. The DPLL operation includes two stages: (1) a novel course tuning stage which employs a successive approximation algorithm which is similar to the algorithm employed in SAR analog-to-digital converters (ADCs) and (2) a fine tuning stage which is similar to conventional DPLLs. The coarse tuning stage includes a frequency comparator, a successive approximation register, a digital-to-analog converter (DAC) and control logic.
A novel flash digital phase lock loop is also behaviorally modeled and presented. The coarse tuning stage includes a frequency comparator array, encoder and digital-to-analog converter. Lock time comparison between successive approximation, flash and conventional DPLL is performed to demonstrate the fast locking. The entire design is performed using Ansoft Simplorer.
|School:||California State University, Long Beach|
|School Location:||United States -- California|
|Source:||MAI 49/04M, Masters Abstracts International|
Copyright in each Dissertation and Thesis is retained by the author. All Rights Reserved
The supplemental file or files you are about to download were provided to ProQuest by the author as part of a
dissertation or thesis. The supplemental files are provided "AS IS" without warranty. ProQuest is not responsible for the
content, format or impact on the supplemental file(s) on our system. in some cases, the file type may be unknown or
may be a .exe file. We recommend caution as you open such files.
Copyright of the original materials contained in the supplemental file is retained by the author and your access to the
supplemental files is subject to the ProQuest Terms and Conditions of use.
Depending on the size of the file(s) you are downloading, the system may take some time to download them. Please be