With PQDT Open, you can read the full text of open access dissertations and theses free of charge.
About PQDT Open
Search
COMING SOON! PQDT Open is getting a new home!
ProQuest Open Access Dissertations & Theses will remain freely available as part of a new and enhanced search experience at www.proquest.com.
Questions? Please refer to this FAQ.
Propagation delay models, for CMOS Digital Circuits, provide an initial design solution for Integrated Circuits. Resources, both monetary and manpower, constrain the design process, leading to the need for a more accurate entry point further along in the design cycle. By verifying an existing propagation delay method, and its resulting delay model, calibration for any given process technology can be achieved. Literature reviews and detailed analysis of each step in the model development allow for greater understanding of each contributing parameter, and ultimately, adjustments to the model calibration result in a more accurate analytical model. An existing model was verified and improved upon using TSMC 0.18um and IBM 0.13um SPICE decks, and the resulting improvements can be used to further assist individuals needing a method and model for deriving an initial circuit design solution for integrated circuits.
Advisor: | Parent, David W. |
Commitee: | Hamedi-Hagh, Sotoudeh, He, Lili |
School: | San Jose State University |
Department: | Engineering |
School Location: | United States -- California |
Source: | MAI 48/06M, Masters Abstracts International |
Source Type: | DISSERTATION |
Subjects: | Electrical engineering |
Keywords: | Cmos, Delay, Highspeed, Model, Optimization, Propagation |
Publication Number: | 1477363 |
ISBN: | 978-1-124-04488-0 |