Dissertation/Thesis Abstract

Unlocking Design Reuse with Hardware Compiler Frameworks
by Izraelevitz, Adam, Ph.D., University of California, Berkeley, 2019, 150; 27663969
Abstract (Summary)

Emerging applications from the edge to the cloud are constantly increasing demand for energy efficient and performant computation. While specialized hardware can meet these power and performance goals, the high non-reoccurring engineering (NRE) costs of designing, testing, and verifying custom hardware severely hinders its supply. Hardware construction languages such as Chisel enable hardware designers to write parameterized hardware libraries which increase design reuse by turning NRE effort into reusable solutions for future specialized chips. This thesis introduces FIRRTL, Chisel’s hardware compiler framework, which enables automatic and custom RTL-transformations including logic optimization and design instrumentation. In addition, this thesis proposes an aspect-oriented-inspired paradigm, Colla-Gen, as a mechanism to improve design collateral reuse (e.g. physical design floorplanning or verification instrumentation), which forms another large portion of chip NRE costs.

Indexing (document details)
Advisor: Bachrach, Jonathan, Asanovic, Krste
Commitee: Schleicher, Simon, Ragan-Kelley, Jonathan
School: University of California, Berkeley
Department: Electrical Engineering & Computer Sciences
School Location: United States -- California
Source: DAI-B 81/9(E), Dissertation Abstracts International
Source Type: DISSERTATION
Subjects: Computer Engineering, Electrical engineering, Computer science
Keywords: Compiler, FIRRTL, Framework, Hardware, Intermediate representation, Reuse
Publication Number: 27663969
ISBN: 9781658464512
Copyright © 2020 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy
ProQuest