Memory compilers are useful in computer system design as they automate layout, netlists, and characterization of a memory. This thesis presents a multi-ported SRAM scheme for the open-source SRAM compiler OpenRAM. This multi-ported SRAM design has access ports configurable to read and write, write-only, or read-only and supports any number of ports in any combination. I designed layout automation for an array of these bit cells in a generic 45 nm process and fabricable 180nm SCMOS. I designed netlist automation for the entire memory system for any combination of ports. A functional test I've designed automates SPICE simulations on the top level netlist to verify any port configuration.
|Commitee:||Beamer, Scott, Guthaus, Matthew, Renau, Jose|
|School:||University of California, Santa Cruz|
|School Location:||United States -- California|
|Source:||MAI 58/04M(E), Masters Abstracts International|
|Subjects:||Computer Engineering, Engineering|
Copyright in each Dissertation and Thesis is retained by the author. All Rights Reserved
The supplemental file or files you are about to download were provided to ProQuest by the author as part of a
dissertation or thesis. The supplemental files are provided "AS IS" without warranty. ProQuest is not responsible for the
content, format or impact on the supplemental file(s) on our system. in some cases, the file type may be unknown or
may be a .exe file. We recommend caution as you open such files.
Copyright of the original materials contained in the supplemental file is retained by the author and your access to the
supplemental files is subject to the ProQuest Terms and Conditions of use.
Depending on the size of the file(s) you are downloading, the system may take some time to download them. Please be