Dissertation/Thesis Abstract

Design and analysis of a Multi-Bit Flip-Flop
by Reddy, Hemashekar C., M.S., California State University, Long Beach, 2016, 35; 10140479
Abstract (Summary)

Power consumption and required area are two important features of an integrated circuit design. A computationally demanding circuit consists of millions of flip-flops working in a sequential process that is driven by a high frequency clock. In this project, the goal is to reduce power consumption, along with the area of a given logic circuit, by using a Multi-Bit Flip-Flop (MBFF) methodology, replacing Single-Bit Flip-Flops (SBBF). The MBFF uses a shared single clock input and has the same functionality of two SBFFs. A regular shift register is designed using MBFFs, and all the possible combinations have been analyzed for merging and replacement techniques. The designs have been implemented in Xilinx and the layout in Microwind software. Simulation results show that the area utilization and the power consumption of a 16-bit shift register using MBFF have been reduced by 41% and 21%, respectively, as compared to the equivalent SBFF design.

Indexing (document details)
Advisor: Chassiakos, Anastasios
Commitee: Ary, James, Chassiakos, Anastasios, Tran, Boi
School: California State University, Long Beach
Department: Electrical Engineering
School Location: United States -- California
Source: MAI 55/06M(E), Masters Abstracts International
Source Type: DISSERTATION
Subjects: Electrical engineering
Keywords: Computationally demanding circuit, Flip-flop, Multi-bit, Power consumption
Publication Number: 10140479
ISBN: 978-1-339-95877-4
Copyright © 2019 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy
ProQuest