Dissertation/Thesis Abstract

A gigabit multi-drop interconnect with impedance matching network
by Ye, Zhijing, M.S., Southern Methodist University, 2016, 47; 10109007
Abstract (Summary)

On current multi-drop backplanes, signal integrity is degraded due to impedance mismatches in the stubs and data rate on multi-drop bus is significantly degraded. In high-speed digital systems, a practical gigabit multi-drop I/O interface is based on asymmetrical broadband and lossless power splitter with the impedance matching. In this thesis, the analysis and design of 2D and 3D multi-drop I/O interface is discussed. Found the point-to-point 3D-I/O interface using inverter and SSTL logic signaling support up to 3 ~ 4 Gb/s regardless of impedance matching network, resulting in small impact of impedance matching network to P2P link. Found two key results 1) inverter 3D I/O using P2P with impedance match can work well up to 4Gb/s can be good design solution for high-speed 3D-IO 2) inverter using multi-drop and no impedance matching can’t work for future 3D multi-stacked I/O interface. The proposed 3D multi-stacked SSTL I/O using impedance matching can support up to 4Gb/s and in case of 8 stacked case, novel signaling 3D-I/O interface should be utilized.

Indexing (document details)
Advisor: Byun, Gyungsu
Commitee: Khodayar, Mohammad, You, Jeong Ho
School: Southern Methodist University
Department: Electrical Engineering
School Location: United States -- Texas
Source: MAI 55/04M(E), Masters Abstracts International
Subjects: Electrical engineering
Keywords: Drop, Gigabit, Impedance, Interconnect, Multi-drop, Network
Publication Number: 10109007
ISBN: 978-1-339-72335-8
Copyright © 2021 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy