With the decrease in transistor size, more and more transistors can be fabricated onto a single chip, consequently increasing the computational capabilities of the chip. As we reduce the transistor size we face challenges like high circuit resistance, quantized charge and more heat generation due to large circuit capacitance. Quantum-dot Cellular Automata (QCA) is one of a solution to overcome the physical limit of the transistor. The basic concept of QCA is the physical implementation of Cellular Automata (CA) in quantum-dots. This project demonstrates a new binary adder circuit, which will surpass all previous models and achieves better area-delay performance under binary additions. The designed 64-bit adder is shown to achieve a worst case delay of 15ns with overall reduced area of 18.72μm2.
|Commitee:||Ary, James, Tran, Boi|
|School:||California State University, Long Beach|
|School Location:||United States -- California|
|Source:||MAI 55/04M(E), Masters Abstracts International|
|Keywords:||Binary adder, Quantum-dot cellular automata, Transistor size|
Copyright in each Dissertation and Thesis is retained by the author. All Rights Reserved
The supplemental file or files you are about to download were provided to ProQuest by the author as part of a
dissertation or thesis. The supplemental files are provided "AS IS" without warranty. ProQuest is not responsible for the
content, format or impact on the supplemental file(s) on our system. in some cases, the file type may be unknown or
may be a .exe file. We recommend caution as you open such files.
Copyright of the original materials contained in the supplemental file is retained by the author and your access to the
supplemental files is subject to the ProQuest Terms and Conditions of use.
Depending on the size of the file(s) you are downloading, the system may take some time to download them. Please be