Dissertation/Thesis Abstract

Modeling and design of high-performance and power-efficient 3D dram architectures
by Chen, Ke, Ph.D., University of Notre Dame, 2013, 151; 3732210
Abstract (Summary)

Emerging 3D die-stacked DRAMs is a promising solution to satisfy the everincreasing demands of computer systems on memory throughput, power efficiency, capacity, and cost. This dissertation seeks to model and design 3D DRAM memory systems with high performance and high power-efficiency from micro-architecture level to system level.

This dissertation introduces CACTI-3DD, the first architecture-level integrated power, area, and timing modeling framework for 3D die-stacked DRAM main memory. CACTI-3DD incorporates TSV models, improves models for 2D off-chip DRAM main memory over current versions of CACTI, and includes 3D integration models that enable the analysis of a full spectrum of 3D DRAM designs at various stacking granularities. CACTI-3DD enables an in-depth study of architecture level tradeoffs of power, area, and timing for 3D die-stacked DRAM designs. (Abstract shortened by UMI.)

Indexing (document details)
Advisor: Brockman, Jay B.
Commitee:
School: University of Notre Dame
Department: Electrical Engineering
School Location: United States -- Indiana
Source: DAI-B 77/04(E), Dissertation Abstracts International
Source Type: DISSERTATION
Subjects: Computer Engineering, Electrical engineering
Keywords: 3d stacking, Cacti, Dram stack, Dynamic random access memory, Hybrid memory cubes, Row buffer cache
Publication Number: 3732210
ISBN: 9781339189079
Copyright © 2019 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy
ProQuest