Dissertation/Thesis Abstract

Implementation of area efficient digit-serial FIR filters
by Thakur, Pratik, M.S., California State University, Long Beach, 2015, 32; 1600598
Abstract (Summary)

Today’s digital signal processing systems are dominated by the complexity of bit-parallel Multiple Constant Multiplications (MCMs). Various architectures and algorithms are being introduced in order to address this complexity problem. But, little or no attention is being given to alternative methods such as Shift add/subtract. In this report, I address this problem and find a solution to the complexity issue using Verilog HDL and FPGA Spartan 3.

Indexing (document details)
Advisor: Yeh, Hen-Geul
Commitee: Ary, James, Chassiakos, Anastasios
School: California State University, Long Beach
Department: Electrical Engineering
School Location: United States -- California
Source: MAI 55/02M(E), Masters Abstracts International
Source Type: DISSERTATION
Subjects: Electrical engineering
Keywords: Finite impulse response filters
Publication Number: 1600598
ISBN: 978-1-339-09667-4
Copyright © 2019 ProQuest LLC. All rights reserved. Terms and Conditions Privacy Policy Cookie Policy
ProQuest